IN THE CLAIMS

1-35. (Previously Cancelled)

1 36-55. (Canceled)

8

- 1 56. (New) A system providing peripheral component device interconnection,
 2 comprising:
 3 a peripheral device processor for controlling operation of the peripheral device; and
 4 a host messaging unit, coupled to the peripheral device processor, but separate from
 5 the peripheral device processor, the host messaging unit retrieving host commands from a
 6 host memory of a discrete host without adding process loading to the peripheral device
 7 processor, validating the retrieved host command and asynchronously signaling a successful
- 1 57. (New) The system of claim 56, wherein the host messaging unit retrieves
 2 host commands from a host memory of a discrete host without adding process loading to a
 3 host processor of the discrete host.

transfer of the host commands from host memory to the host messaging unit.

1 58. (New) The system of claim 56, wherein the host messaging unit provides 2 signaling between the peripheral device and the discrete host asynchronous to operation of 3 the discrete host and the peripheral device.

(New) The system of claim 56, wherein the host messaging unit is disposed 59. 1 external to the peripheral device and provides signaling between a plurality of peripheral 2 devices and the discrete host, the operation of the host messaging unit being asynchronous to 3 operation of the discrete host and the peripheral devices. 4 60. (New) The system of claim 56, wherein the host messaging unit comprises: 1 a read controller, coupled to the bus, for determining when the host commands have 2 been provided to the host memory and for retrieving the host commands directly from the 3 host memory via direct memory access asynchronous to the operation of the host processor 4 and the peripheral device; 5 a write controller, coupled to the bus and to the read controller, the write controller 6 clearing the host memory to allow the host to infer that the host command has been read by 7 the host messaging unit; 8 a validator, coupled to the write controller and the read controller, the validator 9 determining a validity of host commands retrieved from the host memory; 10 a read clock, coupled to the read controller, the read clock providing a signal for 11 initiating reading of host commands from the host memory by the read controller; and 12 a busmaster command engine, coupled to the validator, read controller and bus, the 13 busmaster command engine initiating the command retrieval from the host memory when the 14 busmaster command engine receives a signal from the discrete host indicating host 15

commands are available in the host memory.

16

Appl. No. 10/042,809 SJO920020010074US1/IBMS.040US01 Preliminary Amdt. Dated June 30, 2005 Reply to Office Action of January 3, 2005

- 1 61. (New) The system of claim 60, wherein the busmaster command engine
- 2 comprises a register programmable for indicating that the command is available to be
- 3 retrieved from the host memory.
- 1 62. (New) The system of claim 60, wherein the read clock is programmable to
- 2 allow predetermined retrieval intervals.
- 1 63. (New) The system of claim 60, wherein the read clock restarts the
- 2 predetermined interval after the host commands are retrieved from the host memory.
- 1 64. (New) The system of claim 56, wherein the peripheral device processor
- 2 further comprises a peripheral device means, operatively coupled via a bus means to host
- memory means, the peripheral device means including peripheral device processing for
- 4 controlling operation of the peripheral device means and wherein the host messaging unit
- 5 further comprises host messaging means, coupled to the peripheral device processing means,
- but separate from the peripheral device processing means, the host messaging means
- 7 retrieving the host commands from host memory means of a discrete host means without
- adding process loading to the host processing means or the peripheral device processing
- 9 means, validating the retrieved host command and asynchronously signaling a successful
- transfer of the host commands from host memory means to the host messaging means.

65. (New) A method of servicing a peripheral component interconnect device, 1 comprising: 2 providing a host messaging unit operatively disposed between a discrete host having a 3 host processor and a peripheral device processor for providing a signal interface that operates 4 asynchronously with respect to the operation of the host processor and a the peripheral 5 device; 6 receiving at the host messaging unit a signal indicating that the host processor has 7 8 loaded a host command into host memory coupled to the host processor; retrieving, using the host messaging unit, the host commands from host memory 9 without adding process loading to the peripheral device processor; 10 validating the retrieved host command at the host messaging unit; and 11 clearing the host memory to allow the discrete host to infer that the host command 12 has been read by the host messaging unit; and 13 providing the host command to the peripheral device processor for processing by the 14 peripheral device processor. 15 (New) The method of claim 64 further comprising retrieving, using the host 66. 1 messaging unit, the host commands from host memory without adding process loading to the 2 host processor of the discrete host. 3 (New) The method of claim 64, wherein the retrieving the host command 67. 1 directly from the host memory further comprises providing a clock to control the initiation of 2 the retrieval of the host command from the host memory at predetermined intervals. 3

1	68. (New) An article of manufacture comprising:
2	a program storage medium readable by a computer, the medium tangibly embodying
3	one or more programs of instructions executable by the computer to perform operations for
4	reducing bus transfer overhead between a host processor and a peripheral component
5	interconnect device processor, the operations comprising:
6	providing a host messaging unit operatively disposed between a discrete host having a
7	host processor and a peripheral device processor for providing a signal interface that operates
8	asynchronously with respect to the operation of the host processor and a the peripheral
9	device;
10	receiving at the host messaging unit a signal indicating that the host processor has
11	loaded a host command into host memory coupled to the host processor;
11 12	loaded a host command into host memory coupled to the host processor; retrieving, using the host messaging unit, the host commands from host memory
12	retrieving, using the host messaging unit, the host commands from host memory
12 13	retrieving, using the host messaging unit, the host commands from host memory without adding process loading to the peripheral device processor;
12 13 14	retrieving, using the host messaging unit, the host commands from host memory without adding process loading to the peripheral device processor; validating the retrieved host command at the host messaging unit; and
12 13 14 15	retrieving, using the host messaging unit, the host commands from host memory without adding process loading to the peripheral device processor; validating the retrieved host command at the host messaging unit; and clearing the host memory to allow the discrete host to infer that the host command